Authors: Rand B. Mohammed & Roelof van Silfhout
Abstract: With the all transceiver systems the transmission speed is the most critical factor. The main objective of this paper is to design a new reference model for the multi-link system that is used to carry images in a real-time system, with a high resolution at high transceiver speeds, between two applications over physical media. The new system, called Transceiver System based on Rapid-I/O protocol (TRIO), for both transmitter and receiver, based on eight parallel devices was placed at the bottom of the system architecture, at both transmitter and receiver. The transceiver system is designed as scalable system in which the system data rate increased when multiple lines connected in parallel are used to carry data between the transmitter and the receiver instead of using a single line. By transmitting the same packet of data, once over a single transceiver system and then over eight transceiver systems, ideally an eightfold improvement in bit-rate is expected. The TRIO is implemented on a field programmable gate array (FPGA) and a Terasic DE4 board will be used as the main platform for implementing and testing the embedded system, while Quartus-II software and tools are used to design and debug the embedded hardware system.
Keywords: Rapid-IO Protocol, High Transceiver Speed, Parallel Transceiver Systems, Embedded System, FPGA
Download the PDF Document from here.
Adams, J., Katsinis, C., Rosen, W., & Hecht, D. (2001). Simulation Experiments of a High- Performance RapidIO-based Processing Architecture. Cambridge: MA.
Bonaventure, O. (2018). Computer Networking: Principles, Protocols and Practice. Retrieved from http://cnp3book.info.ucl.ac.be/2nd/cnp3bis.pdf
Changrui, W., Fan, C. & Huizhi, C. (2010). A High-Performance Heterogeneous Embedded Signal Processing System based on Serial RapidIO Interconnection. 3rd International Conference on Computer Science and Information Technology (pp. 611 – 614). Chengdu, China. Publisher: IEEE Xplore.
Corporation, A. (2005). High Speed Differential I/O Interfaces in Stratix Devices. Altera.
Corporation, A. (2009). High Speed Mezzanine Card (HSMC). Altera.
Corporation, A. (2011). Applying the Benefits of Network on a Chip Architecture to FPGA System Design. Altera.
Corporation, A. (2014). ALTGX Transceiver Setup Guide for Stratix IV Devices. Altera.
Fengfeng, W., Song, J., Wujian, L. & Yuan, W. (2010). A Serial Physical Layer Design in RapidIO.
IEEE International Conference of Electron Devices and Solid-Sate Circuits EDSSC (pp. 1 – 4). Hong Kong, China. Publisher: IEEE Xplore.
Hahimoto, K., & Moshnyaga, V. (2010). A New Approach for TCP/IP Offload Engine
Implementation in Embedded Systems. Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers (pp. 1249 – 1253). Pacific Grove, CA, USA. Publisher: IEEE Xplore.
Hong, R. (2011). Research and Application of TCP/IP Protocol in Embedded System. IEEE 3rd International Conference on Communication Software and Networks (pp. 584 – 587). Xi’an, China. Publisher: IEEE Xplore.
Jongmok, J., Donggil, K., & Dongik, L. (2013). IEEE 1588- based Clock Synchronization for Embedded Networked System with SRIO. International Conference on ICT Convergence ICTC (pp. 843 – 845). Jeju, South Korea. Publisher: IEEE Xplore.
Kim, S., Park, C., Kim, S., & Chung, Y. (2009). The offloading of socket information for TCP/IP Offload Engine. International Conference on Advanced Communication Technology ICACT (pp. 826 – 831). Publisher: IEEE Xplore.
Meinel, C., & Sack, H. (2013). Internetworking. Berlin: Springer.
Mohammed, R. B. (2017). Novel Scalable and Real-time Embedded Transceiver system. PhD thesis, University of Manchester.
Ri-Kun, L., Yue-Feng, J., & Hui, L. (2006). Optimized Design and Implementation of TCP/IP Software Architecture Based on Embedded System. International Conference on Machine Learning and Cybernetics (pp. 590 – 594). Dalian, China. Publisher: IEEE Xplore.
Severance, C. (2015). Introduction to Networking. USA. Retrieved from http://do1.dr-chuck.net/net-intro/EN_us/net-intro.pdf
Shippen, G. (2007). System Interconnect Fabrics: Ethernet versus RapidIO Technology. Austin,Texas. Retrieved from http://cache.freescale.com/files/32bit/doc/app_note/AN3088.pdf
Sukhtankar, S., Hecht, D., & Rosen, W. (2004). A Novel Switch Architecture for High- Performance Computing and Signal Processing Networks. 3rd IEEE International Symposium on Network Computing and Applications (pp. 215 – 222). Cambridge, MA, USA. Publisher: IEEE Xplore.
Terasic (2003-2015). DE4 User Manual. Publisher: Altera.
Xiangyang, L. (2013). Implementation and Transmission Error Handling of Multi-channel LVDS. Fourth International Conference on Emerging Intelligent Data and Web Technologies (pp. 466 – 470). Xi’an, China. Publisher: IEEE Xplore.
Xiao-yun, H., Hai-bing, S., In-zhang, W., & Wei, W. (2010). Multi-Processor Parallel System Based on High-Speed Serial Transceiver. Second International Workshop on Education Technology and Computer Science (pp. 178 – 181). Wuhan, China. Publisher: IEEE Xplore.
Yan, H., & Pan, H. (2010). The Design and Implementation of Network Data Link Layer Based on Embedded TCP/IP Protocol Stack. International Conference on Networking and Information Technology (pp. 227 – 230). Manila, Philippines. Publisher: IEEE Xplore.
Yong, J., & Qing-Sheng, H. (2011). 40Gbps multi-connection TCP/IP Offload Engine. International Conference on Wireless Communications and Signal Processing (pp. 1 – 5). Nanjing, China. Publisher: IEEE Xplore.
Zhong-Zhen, W., & Han-Chiang, C. (2006). Design and Implementation of TCP/IP Offload Engine System over Gigabit Ethernet. Proceedings of 15th International Conference on Computer Communications and Networks (pp. 245 – 250). Arlington, VA, USA. Publisher: IEEE Xplore.